深圳市伟格兴电子科技有限公司是一家大型集成电路代理,分销商,公司在深圳.作为的集成电路分销商,我公司拥有丰富经验的IC销售人员,为客户提供全面的服务支持。我公司主要从事美国ADI、MAXIM,TI,ON,ST,FAIRCHILD,ADI,NXP等世界的IC和功率模块 GTR、IGBT、IPM、PIM可控硅 整流桥 二极管等,涵盖通信、半导体、仪器仪表、航天航空、计算机及周边产品、消费类电子等广泛领域。公司多,价格合理。经过我公司全体人员的共同努力, 深圳市伟格兴电子科技有限公司现已成为国有大、中型企业,企业,中小型分销商的可靠合作伙伴,业务遍及中国大陆及海外市场。 我公司在国外拥有直接的货源和存货,与**上享有良好声誉的大量供应商建立了良好的长期合作关系。定货渠道好,周期短,以‘交货快捷、质量保证、价格合理’为服务的宗旨,保证所提供货品均为原包装。 我公司一贯坚持:“品质、服务至上”的发展宗旨以向用户提供系统 免费技术解决方案和满意的服务为己任。我们希望结交更多的合作伙伴,以合理的价格、的服务,与大家共同开创广阔的未来!同时也希望与业界**进行广泛的交流与合作,共同为电子业繁荣发展作出自己的贡献!
载主控芯片是专为车载和多媒体应用而设计,这是一款集成32位处理器、720P多格式视频的高性能芯片。车载主控芯片有两个自带LCD控制器的立显示通道和一个16位的DDRII控制器。为了进一步降低系统成本,集成三个ITU656/601接口和三个立的SD / MMC/ SDIO接口以供导航、多媒体和视频记录等应用。
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
TRGC 1 Trigger Condition.
0: Active low for level trigger/tailing edge trigger.
1: Active high for level trigger/leading edge trigger.
INT_TRIG 0 Interrupt Trigger.
0: Generate an edge trigger interrupt.
1: Generate a level trigger interrupt.
17h INTPULSE 7:0 Default : 0x0F Access : R/W
INTPULSE[7:0] 7:0 Interrupt Pulse width by reference clock.
18h INTSTA 7:0 Default : 0x00 Access : R/W
INTSTA[7:0] 7:0 Interrupt Status byte A.
Bit 7: MVD input NOT “no **”.
Bit 6: MVD “HSYNC lock”.
Bit 5: MVD NOT “no color”.
Bit 4: MVD degree error.
Bit 3: MVD input “no **”.
Bit 2: MVD NOT “HSYNC lock”.
Bit 1: MVD “no color”.
Bit 0: MVD HSYNC change.
19h INTENA 7:0 Default : 0x00 Access : R/W
INTENA[7:0] 7:0 Interrupt Enable control byte A.
0: Disable interrupt.
1: Enable interrupt.
1Ah INTSTB 7:0 Default : 0x00 Access : R/W
INTSTB[7:0] 7:0 Interrupt Status byte B.
Bit 7: MCU D2B interrupt 2.
Bit 6: MCU D2B interrupt 1.
Bit 5: MCU D2B interrupt 0.
Bit 4: MVD CC interrupt.
Bit 3: MVD SECAM detect.
Bit 2: MVD PAL switch error.
Bit 1: MVD “ADC7_0ACT”.
Bit 0: MVD NOT “ADC7_0ACT”.
1Bh INTENB 7:0 Default : 0x00 Access : R/C
INTENB[7:0] 7:0 Interrupt Enable control byte B.
0: Disable interrupt.
1: Enable interrupt.
1Ch INTSTC 7:0 Default : 0x00 Access : R/W
Sigmastar Confidential for
芯智**有限公司
Internal Use Only
Security Level: Confidential A
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
INTSTC[7:0] 7:0 Interrupt Status byte C.
Bit 7: Output VSYNC interrupt.
Bit 6: Input VSYNC interrupt.
Bit 5: ATG ready interrupt.
Bit 4: ATP ready interrupt.
Bit 3: ATS ready interrupt.
Bit 2: MVD probe ready interrupt.
Bit 1: MCU D2B interrupt 4.
Bit 0: MCU D2B interrupt 3.
1Dh INTENC 7:0 Default : 0x00 Access : R/C
INTENC[7:0] 7:0 Interrupt Enable control byte C.
0: Disable interrupt.
1: Enable interrupt.
1Eh INTSTD 7:0 Default : 0x00 Access : R/W
INTSTD[7:0] 7:0 Interrupt Status byte D.
Bit 7: WDT interrupt.
Bit 6: Keypad wake-up interrupt.
Bit 5: Jitter interrupt.
Bit 4: Horizontal total change interrupt.
Bit 3: Vertical total change interrupt.
Bit 2: Horizontal lost count interrupt.
Bit 1: Vertical lost count interrupt.
Bit 0: Standard change interrupt.
1Fh INTEND 7:0 Default : 0x00 Access : R/C
INTEND[7:0] 7:0 Interrupt Enable control byte D.
0: Disable interrupt.
1: Enable interrupt.
20h ~
21h
- 7:0 Default : - Access : -
- 7:0 Reserved.
22h MPL_M 7:0 Default : 0x6F Access : R/W
MP_ICTRL[2:0] 7:5 Charge pump current set.
MPL_M[4:0] 4:0 MPLL divider ratio setting.
23h OPL_CTL0 7:0 Default : 0x40 Access : R/W
- 7:6 Reserved.
_EN 6 Output PLL spread spectrum.
0: Disable.
1: Enable
SPHE8202TQ /Q /RQ /V SPHE8104LW /TW EN25T80 /16 SDRAM/DDR SDRAM : W9812G6JH-6 W9864G6XH-6 HY57V641620FTP-7 H57V1262GTR-75C EM636165TS-7 EM638165TS-7 EM639165TS-7G EM63A165TS-6G 音频IC: TDA7388 TDA7496 TDA7377 TDA7296 TDA7381 TDA7384 TDA2030 LM1875T TEF6621 TEF6606 TDA2050 TDA1517P PCF8563T AT24C02 运放IC: NJM3414AM/AV NJM2107F NJM4558 NJM4556 NJM4560 LM324 LM358 电源管理IC: MP1580HS MP1540DJ-LF-Z MP1584EN-LF-Z MP2303ADN-LF-Z MP3202DJ-LF-Z MP2605DQ-LF-Z MP2307DN-LF-Z MP7720DS-LF-Z MP1430DN-LF-Z LM2576/2596 马达驱动IC: BA5954FP、BA5888FP、 BA6287F、BA6847 BA6849、BA3121F、BU1924F LCD驱动 IC: CS75853 LC75853/PT6553 LC72131 触摸IC: ADS7846E TSC2003I TSC2007 TSC2046
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
VDS_MTHD 6 Input data double sample Method.
0: Using average.
1: Using advance GT filter.
IVDS 5 Input VSYNC Delay Select.
0: Delay 1/4 input HSYNC (recommended).
1: No delay.
HES 4 Input HSYNC reference Edge Select.
0: From HSYNC leading edge, default value.
1: From HSYNC tailing edge.
VES 3 Input VSYNC reference Edge Select.
0: From VSYNC leading edge, default value.
1: From VSYNC tailing edge.
ESLS 2 Early Sample Line Select.
0: 8 lines.
1: 16 lines.
VWRP 1 Input image Vertical Wrap.
0: Disable.
1: Enable.
HWRP 0 Input image Horizontal Wrap.
0: Disable.
1: Enable.
04h ISCTRL 7:0 Default : 0x10 Access : R/W
DDE 7 Direct DE mode for CCIR input.
0: Disable direct DE.
1: Enable direct DE.
DEGR[2:0] 6:4 DE or HSYNC post Glitch removal Range.
HSFL 3 Input HSYNC Filter.
0: Filter off.
1: Filter on.
ISSM 2 Input Sync Sample Mode.
0: Normal.
1: Glitch-removal.
MVD_SEL 1:0 MVD mode Select
0: CVBS.
1: S-Video.
2: YCbCr.
3: RGB.
05h SPRVST_L 7:0 Default : 0x10 Access : R/W, DB
Sigmastar Confidential for
芯智**有限公司
Internal Use Only
Security Level: Confidential A
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
SPRVST[7:0] 7:0 Image vertical sample start point, count by input HSYNC (lower 8
bits).
06h SPRVST_H 7:0 Default : 0x00 Access : R/W, DB
- 7:3 Reserved.
SPRVST[10:8] 2:0 Image vertical sample start point, count by input HSYNC (higher 3
bits).
07h SPRHST_L 7:0 Default : 0x01 Access : R/W, DB
SPRHST[7:0] 7:0 Image horizontal sample start point, count by input dot clock
(lower 8 bits).
08h SPRHST_H 7:0 Default : 0x00 Access : R/W, DB
- 7:4 Reserved.
SPRHST[11:8] 3:0 Image horizontal sample start point, count by input dot clock
(higher 4 bits).
09h SPRVDC_L 7:0 Default : 0x10 Access : R/W, DB
SPRVDC[7:0] 7:0 Image vertical resolution (vertical display enable area count by
line; lower 8 bits).
0Ah SPRVDC_H 7:0 Default: 0x00 Access : R/W
- 7:3 Reserved.
SPRVDC[10:8] 2:0 Image vertical resolution (vertical display enable area count by
line; higher 3 bits).
0Bh SPRHDC_L 7:0 Default : 0x10 Access : R/W
SPRHDC[7:0] 7:0 Image horizontal resolution (horizontal display enable area count
by pixel; lower 8 bits).
0Ch SPRHDC_L 7:0 Default : 0x00 Access : R/W
- 7:3 Reserved.
SPRHDC[11:8] 3:0 Image horizontal resolution (horizontal display enable area count
by pixel; higher 4 bits).
0Dh LYL 7:0 Default : 0x00 Access : R/W
- 7:4 Reserved.
LYL[3:0] 3:0 Lock Y Line.
0Eh INTLX 7:0 Default : 0x00 Access : -
ITU_EXT_FIELD 7 Using External FIELD for ITU interface.
深圳伟格兴电子,地处亚太深圳。诚信13年合作伙伴。原装质量保证。只做原装!
只做原装TI,DIODES,ON,NXP,ST,SKYWORKS,EALTEK ,RICHTEK 等**,产品线以单片机、逻辑、运放、驱动、存储、接口IC为主
配单!优势渠道,
如您刚好有需要,可别忘记找我这个老朋友问问
深圳市伟格兴电子科技有限公司是一家大型集成电路代理,分销商,公司在深圳.作为专业的集成电路分销商,我公司拥有丰富经验的IC销售人员,为客户提供全面的服务支持。我公司主要从事美国ADI、MAXIM,TI,ON,ST,FAIRCHILD,ADI,NXP等世界**品牌的IC和功率模块 GTR、IGBT、IPM、PIM可控硅 整流桥 二极管等,涵盖通信、半导体、仪器仪表、航天航空、计算机及周边产品、消费类电子等广泛领域。公司现货多,价格合理。经过我公司全体人员的共同努力, 深圳市伟格兴电子科技有限公司现已成为国有大、中型企业,**企业,中小型分销商的可靠合作伙伴,业务遍及中国大陆及海外市场。 我公司在国外拥有直接的货源和存货,与**上享有良好声誉的大量供应商建立了良好的长期合作关系。定货渠道好,周期短,以‘交货快捷、质量保证、价格合理’为服务的宗旨,保证所提供货品均为原包装**。 我公司一贯坚持:“品质**、服务至上”的发展宗旨以向用户提供*系统 免费技术解决方案和较满意的服务为己任。我们希望结交更多的合作伙伴,以合理的价格、*的优质服务,与大家共同开创广阔的未来!同时也希望与业界**进行广泛的交流与合作,共同为电子业繁荣发展作出自己的贡献!!! 真诚希望与广大客商携手共进! 互利合作,共同发展。