深圳市伟格兴电子科技有限公司是一家大型集成电路代理,分销商,公司在深圳.作为的集成电路分销商,我公司拥有丰富经验的IC销售人员,为客户提供全面的服务支持。我公司主要从事美国ADI、MAXIM,TI,ON,ST,FAIRCHILD,ADI,NXP等世界的IC和功率模块 GTR、IGBT、IPM、PIM可控硅 整流桥 二极管等,涵盖通信、半导体、仪器仪表、航天航空、计算机及周边产品、消费类电子等广泛领域。公司多,价格合理。经过我公司全体人员的共同努力, 深圳市伟格兴电子科技有限公司现已成为国有大、中型企业,企业,中小型分销商的可靠合作伙伴,业务遍及中国大陆及海外市场。 我公司在国外拥有直接的货源和存货,与**上享有良好声誉的大量供应商建立了良好的长期合作关系。定货渠道好,周期短,以‘交货快捷、质量保证、价格合理’为服务的宗旨,保证所提供货品均为原包装。 我公司一贯坚持:“品质、服务至上”的发展宗旨以向用户提供系统 免费技术解决方案和满意的服务为己任。我们希望结交更多的合作伙伴,以合理的价格、的服务,与大家共同开创广阔的未来!同时也希望与业界**进行广泛的交流与合作,共同为电子业繁荣发展作出自己的贡献!
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
SD_MD 5 Output PLL spread spectrum Mode.
0: Normal.
1: Reverse for mode 1.
- 4:0 Reserved.
24h - 7:0 Default : - Access : -
- 7:0 Reserved.
25h OPL_SET0 7:0 Default : 0x44 Access : R/W, DB
OPL_SET[7:0] 7:0 Output PLL Set.
26h OPL_SET1 7:0 Default : 0x55 Access : R/W, DB
OPL_SET[15:8] 7:0 See description for OPL_SET [7:0].
27h OPL_SET2 7:0 Default : 0x24 Access : R/W, DB
OPL_SET [23:16] 7:0 See description for OPL_SET [7:0].
28h OPL_STEP0 7:0 Default : 0x20 Access : R/W, DB
OPL_STEP[7:0] 7:0 Output PLL spread spectrum Step.
29h OPL_STEP1 7:0 Default : 0x00 Access : R/W, DB
- 7 Reserved.
- 6 Reserved.
- 5 Reserved.
- 4:3 Reserved.
OPL_STEP[10:8] 2:0 See description for OPL_STEP[7:0].
2Ah OPL_SPAN 7:0 Default : 0x00 Access : R/W, DB
OPL_SPAN[7:0] 7:0 Output PLL spread spectrum Span.
2Bh OPL_SPAN 7:0 Default : 0x00 Access : R/W, DB
READ_FRAME 7 0: OPL_SET stores line-based value.
1: OPL_SET stores frame-based value.
OPL_SPAN[14:8] 6:0 See description for OPL_SPAN[7:0].
2Ch ~
2Fh
- 7:0 Default : - Access : -
- 7:0 Reserved.
30h HSR_L 7:0 Default : 0x00 Access : R/W
HSR [7:0] 7:0 Horizontal Scaling ratio (20 bits fraction) for scaling down 1/2^20
to (2^20-1)/2^20 (lower 8 bits).
31h HSR_M 7:0 Default : 0x00 Access : R/W
HSR[15:8] 7:0 Horizontal Scaling ratio (20 bits fraction) for scaling down 1/2^20
to (2^20-1)/2^20 (middle 8 bits).
Sigmastar Confidential for
芯智**有限公司
Internal Use Only
Security Level: Confidential A
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
32h HSR_H 7:0 Default : 0x00 Access : R/W
HS_EN 7 Horizontal Scaling Enable.
0: Disable.
1: Enable.
CBILINEAR_EN 6 Complemental Bi-Linear Enable.
FORCEBICOLOR 5 0: Chrominance using same setting as Luminance defined by
CBILINEAR.
1: Chrominance always using bi-linear algorithm.
- 4 Reserved.
HSR[19:16] 3:0 Horizontal Scaling Ratio (20 bits fraction) for scaling down 1/2^20
to (2^20-1)/2^20 (higher 8 bits).
33h VSR_L 7:0 Default : 0x00 Access : R/W
VSR[7:0] 7:0 Vertical Scaling ratio (2 bits integer, 20 bits fraction) for scaling
down to 1/2.9999 (lower 8 bits).
xx.xxxxxxxxxxxxxxxxxxxx
34h VSR_M 7:0 Default : 0x00 Access : R/W
VSR[15:8] 7:0 Vertical Scaling ratio (2 bits integer, 20 bits fraction) for scaling
down to 1/2.9999 (middle 8 bits).
xx.xxxxxxxxxxxxxxxxxxxx
35h VSR_H 7:0 Default : 0x00 Access : R/W
VS_EN 7 Vertical Scaling Enable.
0: Disable.
1: Enable.
VSM_SEL 6 Vertical Scaling Method Select.
0: Original.
1: New.
VSR[21:16] 5:0 Vertical Scaling ratio (2 bits integer, 20 bits fraction) for scaling
down to 1/2.9999 (higher 8 bits).
xx.xxxxxxxxxxxxxxxxxxxx
36h VDSUSG 7:0 Default: 0x00 Access : R/W
LBF_INCLK 7 Line-Buffer using Input Clock.
LBF_OUTCLK 6 Line-Buffer using Output Clock.
LBF_LIVE 5 Line-Buffer always Live.
OUTCLK_DIV3 4 Output Clock is 1/3 frequency of OPLL output.
EN_OFST 3 Enable Offset for even/odd scaling.
OFST_INV 2 Offset Inverting for even/odd scaling.
全新车载DVD芯片ID9DG ID9CM ID9CG 贴片5脚电源芯片导航芯片
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
TRGC 1 Trigger Condition.
0: Active low for level trigger/tailing edge trigger.
1: Active high for level trigger/leading edge trigger.
INT_TRIG 0 Interrupt Trigger.
0: Generate an edge trigger interrupt.
1: Generate a level trigger interrupt.
17h INTPULSE 7:0 Default : 0x0F Access : R/W
INTPULSE[7:0] 7:0 Interrupt Pulse width by reference clock.
18h INTSTA 7:0 Default : 0x00 Access : R/W
INTSTA[7:0] 7:0 Interrupt Status byte A.
Bit 7: MVD input NOT “no **”.
Bit 6: MVD “HSYNC lock”.
Bit 5: MVD NOT “no color”.
Bit 4: MVD degree error.
Bit 3: MVD input “no **”.
Bit 2: MVD NOT “HSYNC lock”.
Bit 1: MVD “no color”.
Bit 0: MVD HSYNC change.
19h INTENA 7:0 Default : 0x00 Access : R/W
INTENA[7:0] 7:0 Interrupt Enable control byte A.
0: Disable interrupt.
1: Enable interrupt.
1Ah INTSTB 7:0 Default : 0x00 Access : R/W
INTSTB[7:0] 7:0 Interrupt Status byte B.
Bit 7: MCU D2B interrupt 2.
Bit 6: MCU D2B interrupt 1.
Bit 5: MCU D2B interrupt 0.
Bit 4: MVD CC interrupt.
Bit 3: MVD SECAM detect.
Bit 2: MVD PAL switch error.
Bit 1: MVD “ADC7_0ACT”.
Bit 0: MVD NOT “ADC7_0ACT”.
1Bh INTENB 7:0 Default : 0x00 Access : R/C
INTENB[7:0] 7:0 Interrupt Enable control byte B.
0: Disable interrupt.
1: Enable interrupt.
1Ch INTSTC 7:0 Default : 0x00 Access : R/W
Sigmastar Confidential for
芯智**有限公司
Internal Use Only
Security Level: Confidential A
Copyright © 2018 SigmaStar Technology Corp. All rights reserved.
Scaler Register (Bank=00, Registers 01h ~ 9Fh)
Index Name Bits Description
INTSTC[7:0] 7:0 Interrupt Status byte C.
Bit 7: Output VSYNC interrupt.
Bit 6: Input VSYNC interrupt.
Bit 5: ATG ready interrupt.
Bit 4: ATP ready interrupt.
Bit 3: ATS ready interrupt.
Bit 2: MVD probe ready interrupt.
Bit 1: MCU D2B interrupt 4.
Bit 0: MCU D2B interrupt 3.
1Dh INTENC 7:0 Default : 0x00 Access : R/C
INTENC[7:0] 7:0 Interrupt Enable control byte C.
0: Disable interrupt.
1: Enable interrupt.
1Eh INTSTD 7:0 Default : 0x00 Access : R/W
INTSTD[7:0] 7:0 Interrupt Status byte D.
Bit 7: WDT interrupt.
Bit 6: Keypad wake-up interrupt.
Bit 5: Jitter interrupt.
Bit 4: Horizontal total change interrupt.
Bit 3: Vertical total change interrupt.
Bit 2: Horizontal lost count interrupt.
Bit 1: Vertical lost count interrupt.
Bit 0: Standard change interrupt.
1Fh INTEND 7:0 Default : 0x00 Access : R/C
INTEND[7:0] 7:0 Interrupt Enable control byte D.
0: Disable interrupt.
1: Enable interrupt.
20h ~
21h
- 7:0 Default : - Access : -
- 7:0 Reserved.
22h MPL_M 7:0 Default : 0x6F Access : R/W
MP_ICTRL[2:0] 7:5 Charge pump current set.
MPL_M[4:0] 4:0 MPLL divider ratio setting.
23h OPL_CTL0 7:0 Default : 0x40 Access : R/W
- 7:6 Reserved.
_EN 6 Output PLL spread spectrum.
0: Disable.
1: Enable
TMPV7608XBG是Visconti™4(TMPV760)系列的新增产品,主要优化用于下一代驾驶系统(ADAS),它要求新车辆具备在白天和夜间防止撞上行人的安全功能,该功能将成为欧盟新车安全评鉴协会(Euro NCAP)的评估要素。
*深圳伟格兴电子,地处亚太深圳。诚信13年合作伙伴。原装质量保证。只做原装!
只做原装TI,DIODES,ON,NXP,ST,SKYWORKS,EALTEK ,RICHTEK 等**,产品线以单片机、逻辑、运放、驱动、存储、接口IC为主
配单!优势渠道,
如您刚好有需要,可别忘记找我这个老朋友问问
深圳市伟格兴电子科技有限公司是一家大型集成电路代理,分销商,公司在深圳.作为专业的集成电路分销商,我公司拥有丰富经验的IC销售人员,为客户提供全面的服务支持。我公司主要从事美国ADI、MAXIM,TI,ON,ST,FAIRCHILD,ADI,NXP等世界**品牌的IC和功率模块 GTR、IGBT、IPM、PIM可控硅 整流桥 二极管等,涵盖通信、半导体、仪器仪表、航天航空、计算机及周边产品、消费类电子等广泛领域。公司现货多,价格合理。经过我公司全体人员的共同努力, 深圳市伟格兴电子科技有限公司现已成为国有大、中型企业,**企业,中小型分销商的可靠合作伙伴,业务遍及中国大陆及海外市场。 我公司在国外拥有直接的货源和存货,与**上享有良好声誉的大量供应商建立了良好的长期合作关系。定货渠道好,周期短,以‘交货快捷、质量保证、价格合理’为服务的宗旨,保证所提供货品均为原包装**。 我公司一贯坚持:“品质**、服务至上”的发展宗旨以向用户提供*系统 免费技术解决方案和较满意的服务为己任。我们希望结交更多的合作伙伴,以合理的价格、*的优质服务,与大家共同开创广阔的未来!同时也希望与业界**进行广泛的交流与合作,共同为电子业繁荣发展作出自己的贡献!!! 真诚希望与广大客商携手共进! 互利合作,共同发展。